Refine Search

Interrupt

Refine Search

Search Results -

Term	Documents
(20 AND 9).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	0
(L20 AND L9).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	0

US Pre-Grant Publication Full-Text Database US Patents Full-Text Database US OCR Full-Text Database EPO Abstracts Database Database: JPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulletins L25

Search:

Recall Text = Clear

Search History

DATE: Monday, April 03, 2006 Printable Copy Create Case

Set Name side by side	Query	<u>Hit</u> <u>Count</u>	Set Name result set
DB=B	PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L25</u>	L20 and 19	0	<u>L25</u>
<u>L24</u>	L20 and 18	3	<u>L24</u>
<u>L23</u>	L20 and 17	8	<u>L23</u>
<u>L22</u>	L20 and 16	3	<u>L22</u>
<u>L21</u>	L20 and 15	3	<u>L21</u>
<u>L20</u>	14 and (system or native or built\$5) near5 (protocol\$1)	45	<u>L20</u>
<u>L19</u>	14 and (protocol\$1)	75	<u>L19</u>
DB=B	PGPB,USPT; PLUR=YES; OP=OR		
<u>L18</u>	14 and 19	0	<u>L18</u>
<u>L17</u>	14 and 18	7	<u>L17</u>
<u>L16</u>	14 and 17	16	<u>L16</u>

WEST Refine Search Page 2 of 2

<u>L15</u>	14 and 16	6	<u>L15</u>
<u>L14</u>	14 and 15	7	<u>L14</u>
<u>L13</u>	13 and 18	37	<u>L13</u>
<u>L12</u>	13 and 17	119	<u>L12</u>
<u>L11</u>	13 and 16	24	<u>L11</u>
<u>L10</u>	13 and 15	52	<u>L10</u>
<u>L9</u>	(712/33)[CCLS]	131	<u>L9</u>
<u>L8</u>	(710/310,132,314)[CCLS]	621	<u>L8</u>
<u>L7</u>	(710/305-314)![CCLS]	3771	<u>L7</u>
<u>L6</u>	(712/29-38, 225, 229)[CCLS]	1641	<u>L6</u>
<u>L5</u>	(712/2-300)[CCLS]	11961	<u>L5</u>
DB=F	PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L4</u>	L3 near45 (cpu or central near1 processing near1 unit)	85	<u>L4</u>
<u>L3</u>	(single or one) near6 (chip or substrate) near15 (pci or south near2 (bridg\$3 or gate\$1))	656	<u>L3</u>
<u>L2</u>	L1 near45 (cpu or central near1 processing near1 unit)	8	<u>L2</u>
<u>L1</u>	(single or one) near6 (chip or substrate) near15 south near2 (bridg\$3 or gate\$1)	57	<u>L1</u>

END OF SEARCH HISTORY



Rome | Legin | Legist | Access information | Alc

			W	elcome United States Pate	ent and Tradenserk Offic	:0		
Search Resu	ilts			erowse	SEARCH	IEEE XPLORE GUIDE		
Your search	(((pci, south <near 3=""> bridg*) <an matched 23 of 1332769 documents of 100 results are displayed, 25 to a</an </near>	s .			,		⊠e-mail	
» Search Opt	lions	Modi	fy Sea	rch				
View Session	n History	(((pci	(((pci, south <near 3=""> bridg*) <and> (single, one) <near 4=""> (chip, substrate))<in>m</in></near></and></near>					
New Search		Check to search only within this results set Display Format: Citation Citation & Abstract						
s Key		Oispi	as FO	Citation	Citation & Abso	iaci		
IEEE JNL	IEEE Journal or Magazine	← vi	ew s	elected items selec	ct Ali Deselect Ali			
hee jal	IEE Journal or Magazine							
IEEE CNF	IEEE Conference Proceeding		1.	FPGA implemented fast t Khalil, A.H.; Ashour, M.A.;		l-parallel muttiplier with PCI in ;	terface	
iee Cnf	IEE Conference Proceeding	Microelectronics, 1998, ICM '98, Proceedings of the Tenth,		Tenth International Conference	International Conference on			
ieee std	IEEE Standard			14-16 Dec. 1998 Page(s):2 Digital Object Identifier 10.				
				AbstractPlus Full Text: Pt Rights and Permissions	<u>⊋E(356 KB)</u> IEEE CNF			
			2.	A flexible compatible PCi Saleh, H.; Engels, R.; Rein Nuclear Science Symposiu 9-15 Nov. 1997 Page(s):70 Digital Object Identifier 10.	nartz, R.; Reinhart, P.; Ro um. 1997. IEEE 04 - 706 vol.1 1109/NSSMIC.1997.6726	ngen, F.;		
				AbstractPlus Full Text: Pt Rights and Permissions	<u>⊅_(</u> 250 KB) ≈ ≈ ≈ € KF			
·			3.	A flexible compatible PCI Saleh, H.; Engels, R.; Rein Nuclear Science, IEEE Tra Volume 45, Issue 3, Part Digital Object Identifier 10.	nartz, R.; Reinhart, P.; Ro ansactions on 1, June 1998 Page(s):84	ngen, F.;		
				AbstractPlus Full Text: Pf Rights and Permissions	<u>DE</u> (280 KB) IEEE JNL		·	
		D	4.	Garcia, M.J.; Reynolds, B.I	K.; Computers and Processo 109 - 412	or PowerPC microprocessors	s IEEE interna	
				AbstractPlus Full Text: Pt Rights and Permissions	<u>DE(</u> 388 KB) IEEE CNF			
		<u> </u>	5.	Nishi, H.; Tasho, K.; Yama	amoto, J.; Kudoh, T.; Ama ated Computing, 2000. Pri 6 - 297	oceedings. The Ninth Internation		

AbstractPlus | Full Text: PDE(240 KB) ISEE CNF Rights and Permissions 6. MPRS: Medipix parallel readout system for angiography digital imaging Fanti, V.; Marzeddu, R.; Randaccio, P.; Nuclear Science Symposium Conference Record, 2002 IEEE Volume 2, 10-16 Nov. 2002 Page(s):944 - 946 vol.2 Digital Object Identifier 10.1109/NSSMIC.2002.1239479 AbstractPlus | Full Text: PDF(1793 KB) IEEE CNF Rights and Permissions 7. FPGA based hardware architecture for HIT/DLR hand Wei, R.; Gao, X.H.; Jin, M.H.; Liu, Y.W.; Liu, H.; Seitz, N.; Gruber, R.; Hirzinger, G.; Intelligent Robots and Systems, 2005. (IROS 2005), 2005 IEEE/RSJ International Conference on 2-6 Aug. 2005 Page(s):523 - 528 Digital Object Identifier 10.1109/IROS.2005.1545469 AbstractPlus | Full Text: PDF(504 KB) | III EE CNF Rights and Permissions 8. Single-chip FPGA implementation of a cryptographic co-processor Crowe, F.; Daly, A.; Kerins, T.; Marnane, W.; Field-Programmable Technology, 2004, Proceedings, 2004 IEEE International Conference on 2004 Page(s):279 - 285 Digital Object Identifier 10.1109/FPT.2004.1393279 AbstractPlus | Full Text: PDE(731 KB) (EEEE CNF Rights and Permissions 9. Architecture and hardware for scheduling gigabit packet streams Krishnamurthy, R.; Yalamanchill, S.; Schwan, K.; West, R.; High Performance Interconnects, 2002. Proceedings, 10th Symposium on 21-23 Aug. 2002 Page(s):52 - 61 Digital Object Identifier 10.1109/CONECT.2002.1039257 AbstractPlus | Full Text: PDF(428 KB) | IEEE CNF Rights and Permissions 10. A 1 GHz power efficient single chip multiprocessor system for broadband networking applic Santhanam, S.; Allmon, R.; Anne, K.; Blake, R.; Bunger, N.; Campbell, B.; Carlson, M.; Zongjian Cl Do; Dobberpuhl, D.; Ingino, J.; Kidd, D.; Kruckemyer, D.; Jong Lee; Murray, D.; Nishimoto, S.; O'Do Panich, M.; Pearce, M.; Priore, D.; Rodriguez, D.; Rogenmoser, R.; Dongwook Suh; Sundaresan, V Kaenel, V.; Yee, G.; Yiu, G.; Vo, C.; Wen, R.; VLSt Circuits, 2001. Digest of Technical Papers, 2001 Symposium on 14-16 June 2001 Page(s):107 - 110 Digital Object Identifier 10.1109/VLSIC.2001.934209 AbstractPlus | Full Text: PDF(300 KB) ISEE CNF Rights and Permissions 11. Silicon single-chip television tuner technology Birleson, S.; Esquivel, J.; Nelsen, P.; Norsworthy, J.; Richter, K.; Consumer Electronics, 2000, ICCE, 2000 Digest of Technical Papers, International Conference on 13-15 June 2000 Page(s):38 - 39 Digital Object Identifier 10.1109/ICCE.2000.854486 AbstractPlus | Full Text: PDE(164 KB) ISEE CNF Rights and Permissions 12. Integration of large-scale FPGA and DRAM in a package using chip-on-chip technology Wang, M.X.; Suzuki, K.; Dai, W.W.-M.; Low, Y.L.; O'Conner, K.J.; Tai, K.L.; Design Automation Conference, 2000, Proceedings of the ASP-DAC 2000, Asia and South Pacific 25-28 Jan. 2000 Page(s):205 - 210 Digital Object Identifier 10.1109/ASPDAC.2000.835097

AbstractPlus | Full Text: PDE(576 KB) ISSE CNF Rights and Permissions 13. Design and implementation of a high-speed ATM host interface controller Chan Kim; Jong-Arm Jun; Yeong-Ho Park; Kyu-Ho Lee; Hyup-Jong Kim; Information Networking, 1998, (ICOIN-12) Proceedings, Twelfth International Conference on 21-23 Jan. 1998 Page(s):525 - 528 Digital Object Identifier 10.1109/ICOIN.1998.648440 AbstractPlus | Full Text: PDF(44 KB) ISEE CNF Rights and Permissions 14. High speed neural network chip for trigger purposes in high energy physics Eppler, W.; Fischer, T.; Gemmeke, H.; Menchikov, A.; Design, Automation and Test in Europe, 1998, Proceedings 23-26 Feb. 1998 Page(s):108 - 115 Digital Object Identifier 10.1109/DATE.1998.655844 AbstractPlus | Full Text: PDF(84 KB) | III EE CNF Rights and Permissions 15. FX1000: a high performance single chip Gigabit Ethernet NIC Ross, M.; Bechtolsheim, A.; Le, M.T.; O'Sullivan, J.; Compcon '97. Proceedings, IEEE 23-26 Feb. 1997 Page(s):218 - 223 Digital Object Identifier 10.1109/CMPCON.1997.584711 AbstractPlus | Full Text: PDE(332 KB) ###### CNF Rights and Permissions 16. Neural network chips for trigger purposes in high energy physics Gemmeke, H.; Eppler, W.; Fischer, T.; Menchikov, A.; Neusser, S.; Nuclear Science Symposium, 1996. Conference Record, 1996 IEEE Volume 1, 2-9 Nov. 1996 Page(s):302 - 306 vol.1 Digital Object Identifier 10.1109/NSSMIC.1996.590964 AbstractPlus | Full Text: PDF(496 KB) IEEE CNF Rights and Permissions 17. Designing a PC with the DECchip 21066 Sanders, D.; Compcon Spring '94, Digest of Papers. 28 Feb. - 4 March 1994 Page(s):414 - 417 Digital Object Identifier 10.1109/CMPCON.1994.282891 AbstractPlus | Full Text: PDF(292 KB) IEEE CNF Rights and Permissions 18. A 7.1-GB/s low-power rendering engine in 2-D array-embedded memory logic CMOS for port system Yong-Ha Park: Seon-Ho Han: Jung-Hwan Lee: Hoi-Jun Yoo: Solid-State Circuits, IEEE Journal of Volume 36, Issue 6, June 2001 Page(s):944 - 955 Digital Object Identifier 10.1109/4.924857 AbstractPlus | References | Full Text: PDF(316 KB) | IEEE JNL Rights and Permissions 19. Metal Fix and Power Network Repair for SOC Qing K. Zhu; Kolze, P.; Emerging VLSI Technologies and Architectures, 2006. IEEE Computer Society Annual Symposium Volume 00, 02-03 March 2006 Page(s):33 - 37 Digital Object Identifier 10.1109/ISVLSI.2006.61 AbstractPlus | Full Text: PDE(200 KB) IEEE CNF Rights and Permissions

	(0. A programmable processor with 4096 processing units for media applications Krikelis, A.; Jalowiecki, I.P.; Bean, D.; Bishop, R.; Facey, M.; Boughton, D.; Murphy, S.; Whitaker, Acoustics, Speech, and Signal Processing, 2001. Proceedings. (ICASSP '01), 2001. IEEE International Volume 2, 7-11 May 2001 Page(s):937 - 940 vol.2 Digital Object Identifier 10.1109/ICASSP.2001.941070
	AbstractPlus Full Text: PDF(388 KB) ISSE CNF Rights and Permissions
n a	Mair, H.; Liming Xiu; Solid-State and Integrated Circuit Technology, 1998. Proceedings, 1998 5th International Conference 21-23 Oct. 1998 Page(s):352 - 355 Digital Object Identifier 10.1109/ICSICT.1998.785894
	AbstractPlus Full Text: PDF(284 KB) INSECTION Rights and Permissions
	22. Reconfigurable computing at Xilinx Guccione, S.A.; Digital Systems, Design, 2001. Proceedings. Euromicro Symposium on 4-6 Sept. 2001 Page(s):102 Digital Object Identifier 10.1109/DSD.2001.952124
	AbstractPlus Full Text: PDF(35 KB) ###################################
	23. Dynamic space processor architecture built on commercial open system interface standards Marshall, J.R.; Digital Avionics Systems Conference, 1999. Proceedings, 18th Volume 2, 24-29 Oct. 1999 Page(s):9.B.2-1 - 9.B.2-8 vol.2 Digital Object Identifier 10.1109/DASC.1999.863667 AbstractPlus Full Text: PDF(640 KB) ###################################

Minspec*

Help Contact Us Privac

© Copyright 2006 IE